


IPMIP-GS

PAGE	TITLE
01	BLOCK DIAGRAM
02	CHANGE HISTORY
03	CLOCKS DISTRIBUTION
04	SIGNAL & RESET MAP
05	POWER FLOW
06	POWER DISTRIBUTION
07	POWER SEQUENCE
08	CLOCK SLG8SP424
09	VID RESISTER
10~15	CPU SOCKET1160 MEMORY 1 - 6
16	DDR3 CHANNEL A
17	DDR3 CHANNEL B
18	DDR3 TERMINATION A&B
19	PCI EXPRESS X 16 SLOT
20~28	INTEL PCH 1 - 9
29	INTEGRATED VGA PORT
30	DVI LEVEL SHIFTER
31	DVI CONTROL
32	DVI-I CONNECTOR
33	Intel 82578DC LAN
34	RJ45+USB CONNECTER
35	Dual USB CONNECTER
36	PCI EXPRESS X1 SLOT -1
37	PCI SLOT INTERFACE - PCI-1
38	PCI SLOT INTERFACE - PCI-2
39	RTL 888S/662 AZALIA CODEC
40	FRONT AUDIO CONNECTOR
41	Azalia Rear Audio Connector
42	USB HEADER CONNECTOR - 1
43	USB HEADER CONNECTOR - 2
44	SATA & TPM CONNECTOR
45	SPI SERIAL FLASH & SMBUS
46	SUPER I/O - ITE 8721-1
47	SUPER I/O - ITE 8721-2
48	FAN CIRCUIT FOR 4 - PIN
49	FRONT PANEL CIRCUIT FOR CPC
50	RTC / CMOS / SCREW/KM
51	RSMRST CIRCUIT / EMI
52	CPU ITP / LPC DEBUG CONN
53	RTL8111DL LAN
54	LED / COM / SPKR / INTRUDER
55	LPT
56	ATX POWER CONNECTOR
57	VCORE CONTROLLER
58	VCORE DRIVER1
59	VCORE DRIVER2
60	VAGX CONTROLLER
61	VAGX DRIVER
62	+1P1V_VTT
63	+1P5V_DUAL
64	+1P05V_PCH / +1P05V_ME
65	+5V_DUAL / +3P3V_ME
66	+SM_VTT / +1P8V_SFR



www.schematic-x.blogspot.com

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : **BLOCK DIAGRAM**

Pegatron Corp. Engineer: **Vic_Chen**

Size A3 Project Name **IPMIP-GS** Rev 1.01

Date: Friday, April 23, 2010 Sheet 1 of 68

Schematics Change History

[illegible]

CAD Note:

Default component footprint is SMD 0402, Y5V, 5% type. Difference footprint show on schematics.

Property: BOM


I = Installed Part.

NI = Not Installed Part.


PROTO = PROTO Phase Only.

VP = Virtual Part.

PCH Buffer Mode
IPMIP-GS





IPMIP-GS



If support AMT, SLP_M# will come with SLP_S5

If not support AMT, SLP_M# will come with SLP_S3



	Lynnfield/Clarkdale
VCORE	-> 90A - 95(TBD)W
+1.1V_VTT	-> 30A(TBD) - 33W
+1.5V	Vddq -> 6A - 9W
+1.8V	Vccpll -> 1.35A - 2.43W

	Intel Ibox Peak
V_CPU_IO	-> <1mA - 1.1mW
+5V	V5REF -> <1mA - 5mW
+5V	V5REF_Sus -> <1mA - 5mW
+3.3V	Vcc3_3 -> 0.357A - 1.178W VccDAC -> 0.069A - 0.228W
+1.1V	VccDMI -> 0.065A - 0.07W
+1.05V	VccADPLL -> 0.075A - 0.079W VccADPLLb-> 0.075A - 0.079W VccCORE -> 1.629A - 1.71W VccIO -> 3.251A - 3.414W VccLAN -> 0.372A - 0.39W VccME -> 2.222A - 2.333W
+1.8V	VccqNAND -> 0.156A - 0.281W VccVRM -> 0.196A - 0.353W VccTX_LVDS -> 0.059A - 0.106W
+3P3V	VccALVDS -> <1mA - 3.3mW
+3P3VSB	VccRTC -> 2mA - 6.6mW VccSus3_3 -> 0.168A - 0.554W VccSusHDA -> 0.006A - 0.02W VccME3_3-> 0.086A - 0.284W

	CLOCK- CK505
+3P3V	-> 250mA - 0.825W
+VDD_IO (0.8V)	-> 80mA - 64mW

	DDR3 DIMM (4) & Termination
+1.5V_DUAL	VDD (S0, S1) -> 7.2 A - 10.8W VDD (S3) -> 712mA - 1.07W
SM_VTT(0.75V)	SM VTT (S0, S1) -> 0.83A - 0.623W

	PCI Express x 1
+12V	-> 0.5A - 6W
+3P3V	-> 3.0A - 9.9W
+3P3V_PCI	WAKE -> 0.375A - 1.24W No WAKE-> 20mA - 66mW

	PCI Express x 16
+12V	-> 5.5A - 66W
+3P3V	-> 3.0A - 9.9W
+3P3V_PCI	WAKE -> 0.375A - 1.24W No WAKE-> 20mA - 66mW

	PCI SLOTS
+12V	-> 0.5A - 6W
-12V	-> 0.1A - 1.2W
+5V	-> 5.0A - 25W
+3P3V	-> 7.6A - 25.08W
+3P3V_PCI	WAKE -> 0.375A - 1.24W No WAKE-> 20mA - 66mW

	INTEL 82578
+3P3V_CL	-> 15.5mA (TBD) - 51.15mW
+1P8VSB_LAN	-> 300mA - 540mW
VCC_LAN(1.05V)	-> 300mA -315mW

	S10 ITE-8721
+5V	-> 1mA - 5mW
+3.3VSB	-> 2.4uA - 7.92uW
+3.3V	-> 2mA - 6.6mW

	ALC888S Azalia Codec
+5VSB	-> 0.6A - 3W
+3P3V	-> 0.4A - 1.32W

	USB 12 PORTS
+5V_DUAL	(S0, S1) -> 8.4A - 42W (S3) -> 0.336A - 1.68W

	1394A
+3P3V	-> mA - W

	HDMI
+3P3V	-> mA - mW
+2P5V_DVI	-> mA - mW

	SATA 6 PORTS
+5V	-> 0.975A - 4.875W
+12V	-> 0.9A - 10.8W

	FAN
+12V	-> 0.6A - 7.2W

	PS2 KB/MS
+5V_DUAL	(S0, S1) -> 0.345A - 1.73W (S3) -> 2mA - 10mW

	SPi
+3V	-> 30mA - 99mW


	HDD
+12V	-> 0.75A - 9.0W
+5V	-> 0.75A - 3.75W

	CD ROM
+12V	-> 0.75A - 9.0W
+5V	-> 0.75A - 3.75W


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title : POWER DISTRIBUTION	
Pegatron Corp.		Engineer: Vic_Chen	
Size A3	Project Name IPMIP-GS	Rev 1.01	
Date: Tuesday, March 23, 2010		Sheet 1	6 of 68

IPMIP-GS




CKU1




FSLC	FSLB	FSLA	CPU FREQ
0	0	1	133MHz
1	0	1	100MHz





Date: Wednesday, April 07, 2010 Sheet 8 of 68




POWER ON CONFIGURATION (POC) TABLE

	FUNCTION	DEFAULT
VID0	MSI0	0
VID1	MSI1	1
VID2	MSI2	1
VID3	IMON CONFIG0	1
VID4	IMON CONFIG1	0
VID5	IMON CONFIG3	1
VID6	RESERVED	
VID7	VRD SELECT	LOW
PSI#	RESERVED	LOW






IP R1.02 added to reduce
The glitch.



NOBOM TPC26b HT1
NOBOM TPC26b HT2
NOBOM TPC26b HT3
NOBOM TPC26b HT4

TP CPU AK22 AK22
TP CPU AM22 AM22
TP CPU AL23 AL23
TP CPU AK23 AK23


NOTE:
For ECC DIMM



DDR_A

SOCKET_1156P

HU1A








PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : CPU 1160 + MEMORY - 1

Pegatron Corp. Engineer: Vic_Chen

Size A3 Project Name IPMP-GS Rev 1.01


Date: Wednesday, April 07, 2010 Sheet 10 of 68






HU1B





DDR_B

SOCKET_1156P











NOTE:
HR117 FOR
Lynnfield Only



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : CPU 1160 + MEMORY - 5

Pegatron Corp. Engineer: Vic_Chen


Size A3 Project Name IPMP-GS Rev 1.01

Date: Tuesday, March 23, 2010 Sheet 14 of 68

NOTE:
Below 4 signals are different connection in Eaglelake DDR3 platform
Channel A : CS1/WE/MA0
Channel B : ODT3

XMM1 COLOR: BLUE


XMM1A




DDR3_DIMM_240P

XMM2 COLOR: BLACK


XMM2A



DDR3_DIMM_240P










Strap

(GNT0#~GNT3# have IPU)

GNT3#		
0	TOP Block SWAP	
1	Normal (Default)	

GNT2#		ESI mode (Server Only)
0		DMI (Default)
1		


GNT1#	GNT0#	BOOT BIOS
1	0	RESERVED
0	1	PCI
1	1	SPI
0	0	LPC




18,38,39,40,41,49,50 SMB_CLK_R
18,38,39,40,41,49,50 SMB_DATA_R

36 SML0_LAN_CLK
36 SML0_LAN_DATA

CRB R1.0 (page.39) suggests that don't change it to 0402 package type




SMBUS





RTC

SPI




IBEXPEAK Rev 1.0

PCI



Strap

SPI_MOSI (IPD)		Disable ITPM (Default)
0		Enable ITPM
1		




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : INTEL_PCH - 1

Pegatron Corp. Engineer: Vic_Chen

Size A3 Project Name IPMP-GS Rev 1.01

Date: Thursday, April 08, 2010 Sheet 19 of 68




NOTE: FOR H55 USB PORT 6 AND 7 DISABLED

Feature Set	SKU				
	Q57	H57	H55	P55	P57
PCI Express 2.0	8	8	6	8	8
USB 2.0	14	14	12	14	14
SATA	6	6	6	6	6
HDMI/DVI/VGA/SDVO/DisplayPort	YES	YES	YES	NO	NO

NOTE:

Install SR32, SR68, NI SR26 if M3 support

Install SR26, SR68, NI SR32 if no M3 support



Port5 is for eSATA

NOTE:

THE TRACES TOGETHER CLOSE TO PINS WITH LENGTH NO LONGER THAN 200 MILS TO RESISTOR

NOTE:

INIT3_3V# is reserved for Strap cpu output stronger if low.

NOTE: EDS_Rev2_1 add H55 AHCI support.

Feature Set	SKU				
	Q57	H57	H55	P55	P57
LVDS	NO	NO	NO	NO	NO
PAVP 1.5	YES	YES	YES	NO	NO
FIS Based Port Multiplier Support	YES	YES	NO	YES	YES
QST	YES	YES	YES	NO	YES
Braidwood	YES	YES	NO	NO	YES
Coral Harbor	NO	NO	NO	NO	YES
AHCI	YES	YES	YES	YES	YES
Raid 0/1/5/10	YES	YES	NO	YES	YES
Ignition ME FW only	NO	NO	NO	YES	NO
AT-p	YES	NO	NO	NO	NO
iAMT 6.0	YES	NO	NO	NO	NO
IRPA for Business	YES	NO	NO	NO	NO
IRPA for Consumer	NO	YES	NO	NO	NO
IRWT	NO	YES	YES	NO	NO

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : INTEL_PCH - 3

Pegatron Corp.

Engineer: Vic_Chen

Size A3 Project Name

IPMP-GS


Rev

1.01

Date: Wednesday, April 07, 2010

Sheet 21 of 68


NOTE:
Internal Pull-up in PCH




Strap

AZ_DATA_OUT (IPD)	0	1
0	USING CORE POWER FOR NAND FLASH	USING EPW POWER FOR NAND FLASH

AZ_SYNC (IPD)	0	1
0	OnDie PLL VR USE 1.8V SUPPLY	OnDie PLL VR USE 1.5V SUPPLY




NOTE:
Install for non-Intel LAN support



- AL34 JTAG_TMS
- AL34 JTAG_TDO
- AL36 JTAG_TDI
- AL33 JTAG_TCK
- AL35 JTAG_RST#


IPMIP-GS ADD SC35



Strap

INTVRMEN	0	1
0	Disable intergrated 1.05V VRM for GbE	Enable(Default)

SR87 NI for power sequence t237



GPIO33	ME update
1-2	OVERRIDEN
2-3	DEFAULT

JE50:23



Strap


GPIO8 (IPU)	0	1
0	INTEGRATED CLOCK Chip ENABLE	INTEGRATED CLOCK Chip DISABLE

GPIO15 (IPD)	0	1
0	TLS CONFIDENTIALITY DISABLE	TLS CONFIDENTIALITY ENABLE

GPIO27 (IPU)	0	1
0	OnDie PLL VccVRM DISABLE	OnDie PLL VccVRM ENABLE

GPIO33	0	1
0	Flash descriptor overriden	Flash descriptor in effect

NOTE:
Just for measure



Strap

SPKR (IPD)	0	1
0	Disable No-reboot option	Enable No-reboot option


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : INTEL_PCH - 4


Pegatron Corp. Engineer: Vic_Chen

Size A3 Project Name IPMIP-GS Rev 1.01

Date: Wednesday, April 07, 2010 Sheet 22 of 68




NOTE:
SU1.U15 and SU1.T15 can be shorted together
but no with SU1.V15 and Y26 for better electrical quality
on HDMI 1080P 60Hz Deep color mode base on WW34 2009.



NOTE:
Internal VRM strapping pin:GPIO27
(page.23)
VccVRM powers VccSATAPLL,
VccaplleXP, VccFDIPLL, and VccACLK
VccSATAPLL, VccAPLLEXP,
VccFDIPLL & VccACLk can ne left NC
in on-Die VR enable Mode

Note
Place SCB45 close to
SU1.AJ18 for EMI issue



NOTE:
MOW WW08 recommand to reserved SCB43.



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : INTEL_PCH - 8


Pegatron Corp. **Engineer:** *Vic_Chen*


Size A3	Project Name IPMIP-GS	Rev 1.01
-------------------	---------------------------------	--------------------

Date: Tuesday, March 23, 2010 Sheet 26 of 68



NOTE:
BOM option depend on thermal result






NOTE:

PCIE X16	PCIE_B4	SEL (MUX)	DDC_EN# (Level Shifter)	OE_EN# (Level Shifter)	Function
Plugged	LOW	LOW	LOW	HI	PCIE x16
Unplugged	HI	HI	HI	LOW	DVI , HDMI

CH7318: 02G480001000
ASM1442: 022U-0004000

MU5



NOTE: Pericom PI3VDP411LS

Pin 3, 4, 6, 10, 34, and 35 are internal 100K ohm pull-up


OC_3 (Pin10)	OC_2 (Pin6)	OC_1 (Pin4)	OC_0 (Pin3)	Vswing (mV)	Pre/Deemphasis
0	0	0	0	500	0
0	0	0	1	600	0
0	0	1	0	750	0
0	0	1	1	1000	0
0	1	0	0	500	0
0	1	0	1	500	1.5dB
0	1	1	0	500	3.5dB
0	1	1	1	500	6dB
1	0	0	0	400	0
1	0	0	1	400	3.5dB
1	0	1	0	400	6dB
1	0	1	1	400	9dB
1	1	0	0	1000	0
1	1	0	1	1000	-3.5dB
1	1	1	0	1000	-6dB
1	1	1	1	1000	-9dB

NOTE: Pericom PI3VDP411LS

EQ0 (Pin34)	EQ1 (Pin35)	Equalization (dB)
0	0	3
0	1	7.2
1	0	10
1	1	12

NOTE:

OE*	IN_D Termination	OUT_D Outputs
1	Hi-Z	Hi-Z
0	50ohm	Active






PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : DVI Level shifter

Pegatron Corp. Engineer: Vic_Chen

Size A3 Project Name IPMP-GS Rev 1.01

Date: Wednesday, April 07, 2010 Sheet 30 of 68





PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : DP CONNECTOR

Pegatron Corp. Engineer: Vic Chen

Size	Project Name	Rev
A3	IPMP-GS	1.01

Date: Wednesday, April 07, 2010 Sheet 32 of 68

Display Port to HDMI/DVI Dongle control





PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : DP DONGLE


Pegatron Corp. Engineer: Vic_Chen


Size A3	Project Name IPMIP-GS	Rev 1.01
------------	--------------------------	-------------


Date: Wednesday, April 07, 2010 Sheet 33 of 68




E-SATA + Dual USB CONNECTOR







PCI EXPRESS X16 Graphics Card Slot



PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : PCI EXPRESS X16

Pegatron Corp. Engineer: *Vlc_Chen*


Size	Project Name	Rev
A3	IPMIP-GS	1.01

Date: Wednesday, April 07, 2010 Sheet 38 of 68


PCI Express x1 SLOT






1.Place Near to slot
2.Please check if another side already
have installed serial capacitor



TOP SIDE VIEW




BOTTOM SIDE VIEW






Note : (AD48)

For some power supply , +5VSB drop before +12V when AC power out (S0 --> G3) , +12V will current back to +5VSB. If your power supply has this sequence issue , please install AD48 instead of AQ1


Please noite:
AZ_BITCLK need add a serial res(22 ohm) near SB side





But for other customers (ex, Intel, EPSON, FSC, Dell.....etc), they might don't need 6+3 configuration, just general 6+2 type. If so, please change LINE1 (Pin 23/24) to Rear Line-In port instead of CD-IN, because CD-IN (Pin 18/19/20) port is only dedicated input port and can't retasking

Front Audio Header







PEGATRON DT-MB RESTRICTED SECRET

PEGATRON			Title :	FORNT AUDIO CONN.
Pegatron Corp.			Engineer:	Vic Chen
Size	Project Name			Rev
A3	IPMIP-GS			1.01
Date: Wednesday, April 07, 2010		Sheet 43 of 68		

Azalia Rear Audio Connector

IPMIP-GS R1.01 Change port





PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : REAR AUDIO CONN.

Pegatron Corp. Engineer: Vic_Chen


Size A3	Project Name IPMIP-GS	Rev 1.01
------------	--------------------------	-------------

Date: Wednesday, April 07, 2010 Sheet 44 of 68





SATA CONNECTOR FOR CPC



Pin49:
System clock input: 24/48
MHz

Pin 39: SERIRQ
Please check if SB side already
have a pull-up resistor!

22.50 LAD0#
22.50 LAD1#
22.50 LAD2#
22.50 LAD3#
22.50 LFRAME#
22 LDRO#
24 CK_30M_SIO
21.50 SERIRQ
8 CK_48M_SIO

34 KBCLK
34 KBDATA
34 MSCLK
34 MSDATA
21 RST_KB#
21 A20GATE

56 DCD1#
56 RI1#
56 CTS1#
56 DTR1#
56 RTS1#
56 DSR1#
56 TXD1
56 RXD1

55 XSTB#
55 XAFD#
55 ERROR#
55 ACK#
55 BUSY
55 PE
55 SLCT
55 XPD0
55 XPD1
55 XPD2
55 XPD3
55 XPD4
55 XPD5
55 XPD6
55 XPD7
55 XSLIN#
55 XINIT#

108 SMB_M/STB#/GP87
107 SMB_R/AFD#/GP86
106 ERR#
103 ACK#/GP83
102 BUSY/GP82
101 PE/GP81
100 SLCT/GP80
109 PD0/GP70
110 PD1/GP71
111 BUSSIO/PD2/GP72
112 BUSSIO/PD3/GP73
113 BUSSIO/PD4/GP74
114 BUSSIO/PD5/GP75
115 BUSSIO/PD6/GP76
116 BUSSIO/PD7/GP77
104 SMBD_R/SLIN#/GP84
105 SMBD_M/INIT#/GP85

41 LAD0
42 LAD1
43 LAD2
44 LAD3
40 LFRAME#
38 LDRO#
37 LRESET#
47 PCICLK
39 SERIRQ
49 CLKIN

80 KDAT/GP61
81 KCLK/GP60
82 MDAT/GP57
83 MCLK/GP56
45 KRST#/GP62
46 GA20/JP5

127 DCD1#
128 RI1#
126 CTS1#
122 DTR1#/JP4
123 RTS1#
124 DSR1#
125 SOUT1/JP3
SIN1


26 DCD2#
28 RI2#
27 CTS2#
29 DTR2#
23 RTS2#
22 DSR2#
21 TXD2
20 RXD2

26 DCD2#/GP21
28 RI2#/GP17
27 CTS2#/GP20
29 DTR2#
23 FAN_TACS/RTS2#/GP24
22 FAN_TAC4/DSR2#/GP25
21 SOUT2/GP26
20 SIN2/GP27

O2U1A

DENSEL#
INDEX#
MTRA#
DRVA#
SMB_C_R2/DIR#
SMB_C_M2/STEP#
WDATA#
SMBD_M2/WGATE#
TRK0#
WPT#
RDATA#
SMBD_R2/HSEL#
DSKCHG#

IT8721F



NOTE :
O2Q1 MOS Selection
Base on your platform
Please check Power guy

SM BUS Control

To PCH, PCI, and PCIE Slot



18,19,38,39,40,41,50 SMB_DATA_R

18,19,38,39,40,41,50 SMB_CLK_R


To Clock Gen, DIMMs, and ITP Debug Port

SMB_DATA_M 8,16,17,57



SMB_CLK_M 8,16,17,57




SPI BIOS ROM - 64Mbit






IPMIP-GS Change SPI 64Mb
64Mb: 05X00Z2GE330





BOTTOM SIDE VIEW

TOP SIDE VIEW



NOTE:

TPM_BASE_ADDR	I/O SPACE
0	2E
1	4E

NOTE:

PP Have internal PULL-DOWN

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : SATA2 & TPM/TCM

Pegatron Corp. Engineer: Vic_Chen

Size A3 Project Name IPMP-GS Rev 1.01


Date: Wednesday, April 07, 2010 Sheet 50 of 68

TOP SIDE VIEW

BOTTOM SIDE VIEW



CPU FAN
COLOR: WHITE
W/POST

P70



TOP SIDE VIEW



3 & 4 PIN CO-LAYOUT Circuit (Default 3 pin fan)



BOTTOM SIDE VIEW


TOP SIDE VIEW

3 PIN FAN
COLOR: RED
W/POST






3 PIN FAN
COLOR: RED
W/POST


4 PIN FAN
COLOR: WHITE
W/POST




+5VSB : GREEN





HPD CONTROL PANEL / LED CIRCUITRY



FRONT POWER LED COLOR SUPPORT	O3Q1	O3R2			
SINGLE COLOR	NI	NI			
DUAL COLOR	I	I			



CLEAR CMOS & PASSWORD



ONLY FOR SCREW HOLE

PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : RTC / CMOS / KBMS

Pegatron Corp. **Engineer:** *Vic_Chen*



Size	Project Name	Rev
------	--------------	-----

A3	IPMIP-GS	11.001
Date: Wednesday, April 07, 2010	Sheet 52 of 68	



RSMRST CIRCUIT




10/02/01 Modify
 1.Q17,3904 to 2N7002 (0201change)
 2.R52,pull high form +5VSB to +3P3VSB
 3.R51,pull high from +3P3VSB to +5VSB
 4.Add,C70



INTEL LGA-775 PROCESSOR ITP DEBUG PORT



HRS/DF9C-31S-1V(22)
TOP SIDE VIEW




HRS/DF9C-31S-1V(22)
PCB FOOTPRINT


ATX POWER_24P SUPPLY CONNECTOR

NOTE:


ATX_PWRGD internal pull high in PSU



All of the Caps Around the ATX Power Connector




BOTTOM SIDE VIEW





TOP SIDE VIEW

PCB



IPMIP-GS R1.00 RED
08M1-0UX0200

VRM POWER_4P SUPPLY CONNECTOR



TOP SIDE VIEW



BOTTOM SIDE VIEW


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : **ATX POWER**

Pegatron Corp. Engineer: **Vic_Chen**

Size A3 Project Name **IPMIP-GS** Rev 1.01

Date: Wednesday, April 07, 2010 Sheet 58 of 68




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : VCORE CONTROLLER

Pegatron Corp. Engineer: Michael Lee

Size A3 Project Name IPMP-GS

Date: Wednesday, April 07, 2010 Sheet 59 of 68





PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : VCORE DRIVER-1

Pegatron Corp. Engineer: Michael Lee

Size	Project Name	Rev
A3	IPMIP-GS	1.01

Date: Wednesday, April 07, 2010 Sheet 60 of 68



+CPU VCORE OUTPUT CAPS


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : VCORE DRIVER-2

Pegatron Corp. Engineer: Michael Lee

Size A3	Project Name IPMIP-GS	Rev 1.01
------------	--------------------------	-------------

Date: Wednesday, April 07, 2010 Sheet 61 of 68



PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : **VAGX DRIVER**

Pegatron Corp. Engineer: **Michael Lee**

Size A3	Project Name IPMIP-GS	Rev 1.01
Date: Wednesday, April 07, 2010	Sheet 63 of 68	

+5V_DUAL ==> +1P5V_DUAL

$I_{max}=19.628A$



R1.01 add for PCH CORE LVR CONTROL

+1P05V_PCH
I_{max}=5.598A

Install for AMT support

I_{max}=1.84A

Install for AMT support

+1P05V_ME

F_{sw} = 500KHz

I_{max}=2.222A



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title :+1P05V_PCH & +1P05V_ME

Pegatron Corp. Engineer: Michael Lee

Size A3	Project Name IPMP-GS	Rev 1.01
------------	--------------------------------	-------------

Date: Wednesday, April 07, 2010 Sheet 66 of 68




+5V_DUAL => P_+3.3V_CL for WOL function(LAN:0.7A+others:0.1A)

WOL_EN & SLP_M#:
For AMT
1 S0/S1 S3 S4 S5
0

WOL_EN & SLP_M#:
For non-AMT
1 S0/S1 S3 S4 S5
0


+1P5V_DUAL ==> +0P75V_VTT_DDR

$I_{max}=0.83A$



4/28 MODIFY

+5VSB ==> +3P3VSB....3.44A



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title: +0P75V_VTT_ & +1P8V_SFR

Pegatron Corp. Engineer: Michael Lee

Size	Project Name	Rev
A3	IPMIP-GS	1.01

Date: Thursday, April 01, 2010 Sheet 68 of 68